Electronic test apparatus
Electronic measurements were made with a Windows desktop computer installed with a National Instruments PCI-6110 simultaneous sampling DAQ board and two Stanford Research Systems SR570 low-noise current preamplifiers to provide a voltage output proportional to the input current for each analog input (AI) channel (Fig. 1) . The two analog output (AO) channels of the 6110 board were used to bias the system according to the voltage waveforms generated by the user. Analog output channel AO 0 is connected directly to the source (S) on the sample and controls the source-gate voltage, V SG , since the gate is at virtual ground. Channel AO 1 is connected to the signal ground of the SR570 preamp to control the DC bias at the drain (D) of the sample. This allows D to be biased independently of the S bias, with V SD determined as follows:
For the "propagation" experiment, both SR570 "low" inputs were grounded, so the D and G both remain at virtual ground potential.
The hardware was controlled using an in-house program built using LabVIEW programming language from National Instruments. The front panel (Fig. 2) allows the user to control the settings on the individual SR570 preamps and determine the specifications of the output voltage waveform based on several waveform generation modules available. The generated voltage waveforms are then passed along the two corresponding analog output channels while the data acquisition occurs simultaneously in the two analog input channels.
Once the data acquisition is complete the results are displayed on the front panel and raw results are exported to an Excel spreadsheet. 
Time constant determination
Current transients for I SG are shown in Figure 4 of the main text. RC is the inverse slope of the linear plots of ln (I SG ) vs time, with the results listed in Table S1 . The resistance R for each device was determined from the intercept of ln (I SG ) at t=0 and the applied V SG of 0.5 V. "PEO-EVP only" refers to a layer of electrolyte containing EV(ClO 4 ) 2 without PQT present, either spin coated or drop cast as indicated. "PQT/PEO-EVP" refers to the full stack of drop cast or spin-coated PEO-EVP on a ~30 nm spin coated layer of PQT, as described throughout the main text. Figure S3a shows 2000 repetitive R/W/R/E cycles for a spin coated device similar to that shown in figure 8b of the main text, but with higher W/E voltage to provide greater stress to the device. Cycle life by this measure was not greatly affected by the higher W/E voltages. Figure 3b shows long term retention after a single W pulse at t=0. The "write" pulse causes I SD to increase from ~50 nA to 10 µA, then both the ON and OFF currents decrease slowly with time. After 14 hours the two states are still distinguishable, although the ON/OFF ratio has decreased significantly. 
Retention and cycling behavior

Yield statistics
As noted in the main text, 36 spin-coated Au/PQT/PEO-EV/Au devices on nine different samples were made by two different individuals and compared for ON and OFF currents and memory behavior. Two of the 36 showed visible scratches, and were not examined further. The remaining 34 are shown in figure S4 , obtained with V SG pulses of ± 3 V lasting 1 second. Designating devices as "good" when the ON/OFF ratios exceeded 1000, the yield was 29/34, or 85%. The rejected devices showed anomalously high I SG (>10 µA) compared to a typical range of 0.5 -10 µA (e.g. Figure 2a of main text). Defects between the S and G electrode may result in high I SG with minimal oxidation of the PQT. x 100 nm redox cell would require ~ 1-2 pJ/byte for read+write+erase, and additional overhead might increase the total to 10 pJ/byte. Even with overhead, the redox-gated memory requires less than 0.1 % as much energy as very efficient "flash" memory.
